Memory Interfaces Data Capture Using Direct Clocking Technique
This application note describes the direct-clocking data capture technique for memory interfaces in a Virtex-4 device. The direct-clocking scheme utilizes some of the architectural features unique to the Virtex-4 family (for example: the 64-tap absolute delay line provided in each I/O block (IOB)).
Please disable any pop-up blockers for proper viewing of this Whitepaper.