Multicore processing brings new challenges to programmers, particularly with Asymmetric Multicore Processors (AMP), where different types of processing elements, such as RISC and DSP cores, reside in the same device. This white paper examines these challenges and explains how TI’s KeyStone II architecture is designed to address them and simplify multicore programmability by providing specialized hardware to facilitate scheduling and load balancing.