With today’s ever-increasing bit rates, faster edge rates, higher clock speeds, and technology that is driving voltages down and compressing the physical size of systems, signal integrity is a key issue in system design. This article examines at SI in areas such as package crosstalk, signal termination, power plane integrity, and signal alignment for jitter compensation. SI at the board level, including simulation, is also covered.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.