LVDT/RVDT Sensor Modeling and Signal Conditioning Design
This paper shows how the IEEE Standard 1076.1 (VHDL-AMS) hardware description language was used to create versatile models of LVDT and RVDT sensors. These models can be used to support the design or selection of suitable signal conditioning circuits or algorithms for specific applications. Signal conditioning is a key aspect of LVDT and RVDT sensing systems, with a strong impact on meeting measurement accuracy requirements. In the design example, the effects of a long cable, between a remote LVDT sensor and its associated signal conditioning circuitry, are examined. Measurement error due to cable length and temperature changes, as well as signal conditioning circuit variations, is analyzed. The design process leverages SystemVision’s parametric analysis capability to make important signal conditioning and system design trade-offs.
Please disable any pop-up blockers for proper viewing of this Whitepaper.