TI’s KeyStone multicore architecture includes improvements to boost memory performance, ease of use and flexibility, so that programmers can achieve full performance entitlements from TMS320C66x multicore DSPs. In this white paper learn how local L2, shared L2/L3, and external memory enhancements deliver efficiency and concurrent performance across the multiple DSP cores in TI’s new SoC.