As clock speeds and communication channels run at ever higher frequencies, engineers who have previously had little need to consider clock jitter and phase noise are finding that they need to increase their knowledge of these subjects. Divided into two parts, part two of this jitter tutorial explores the phase-locked loop (PLL) characteristics that must be considered for PLL applications involving clock jitter, as well as the impact of clock buffers (fan-out buffers) on jitter. Read this paper to learn more about the different classes of jitter, and how and why the different classes are important for some applications.