Introduction to DDR4 Design and Test
This paper explores methods to verify initial design and compliance with the new DDR4 JEDEC specifications along with techniques used to take advantage of DDR4 features to maximize system performance. While there are many potential instruments that can be used, a new generation of dedicated DDR bus analyzers now provide comprehensive timing and protocol analysis making them an important tool for accelerating DDR4 system validation and design. Substantially lower in cost than a logic analyzer, these systems can be used to qualify different memory DIMM components, as well as help sustaining engineering groups verify system operations over the entire product life cycle.
Please disable any pop-up blockers for proper viewing of this Whitepaper.