Integration of Pattern Matching into Verification Flows
This paper will introduce the use of pattern matching as a potential solution for many verification flows problems. Pattern matching offers a great TAT advantage since it is a DRC based process, thus it is much faster than time consuming LITHO operations. Also, its capability to match geometries directly and operability on many layers simultaneously eliminates complex SVRF coding from our flows.
Note: By clicking on the above link, this paper will be emailed to your EE Times log-in address by Mentor Graphics.
Please disable any pop-up blockers for proper viewing of this Whitepaper.