As the old adage goes “those who fail to plan, plan to fail.” This is certainly true when it comes to successful verification, where experience repeatedly demonstrates that success depends on methodical, verification planning combined with systematic verification processes. In this paper, I propose a verification process that includes formal verification as a key component. I present a systematic set of steps as a formal testplan and a set of strategies for effectively integrating formal verification into your design flow.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.