As FPGA devices have grown larger and more complex, the design process has become more challenging. Designers must now contend with a large number of complex embedded blocks in a single FPGA. This increase in functionality has led to long runtimes and difficulties in achieving timing closure. As a result, designers have turned to incremental design to alleviate this problem; however, the currently available solution requires designers to intelligently partition their designs early in the design process, limiting its acceptance in the market. A new capability providing all the desired benefits of incremental design without the manual up front work is highly sought by the FPGA designers.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.