In a typical FPGA design flow, a designer begins with writing the RTL code, performing functional simulation, running synthesis and place and route, and then further verifying the implementation with timing analysis and hardware debug. These operations can be executed in a graphical user interface (GUI) environment or “behind the scenes” by using scripts. Most EDA software tools, including those from Mentor Graphics and Altera, offer command-line (or shell) and industry-standard tool command language (Tcl) scripting support. By using command-line and Tcl scripting, designers can enhance their design flows and improve productivity. Learn more in this technical paper.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.