Improving HW/SW Co-Verification with SoC Verification Matrix
Verification efficiency is the latest topic being discussed among engineers and EDA vendors. In order to work smarter, engineers can make improvements to the overall verification process, by automating best practices rather than focusing on incremental speed improvements in individual point tools.
This article describes how engineers doing ARM SoC verification can be more efficient through automated process solutions based on a single, reconfigurable verification system, applications, and an unified methodology to allow engineers to execute hardware and software tests with a flexible mix of performance and debugging.
Please disable any pop-up blockers for proper viewing of this Whitepaper.