A subset of the currently used solutions will be described in this paper, followed by a list of register verification requirements, a description of some register testing styles and modes, along with a review of coverage modes and coverage goals and finally a short overview of such tools in use and the issues identified. The SystemVerilog OVM Register Package will be used to illustrate various techniques for verification and its API described listed in the appendix.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.