Implementing Lowest Resource and Highest Throughput FPGA Data paths in Days, not Weeks
Designing FPGA datapath blocks such as filters, modulators, demodulators, direct digital synthesizers (numerically controlled oscillators), forward and inverse transforms, and equalizers is expensive, highly resource intensive, and time consuming. Finding the optimal design for a given set of specifications is often infeasible given the time, resource, and IC price-performance constraints. Most importantly, achieving throughput rates above 200-400 MSPS is simply impossible, rendering high throughput signal processing applications off limits for FPGAs. Using GATeIC’s digital datapath design, optimization, and implementation tools on configurable IP solves the problem of optimizing resource utilization on FPGAs, while achieving very high throughputs.
Please disable any pop-up blockers for proper viewing of this Whitepaper.