Implementing an Efficient RTL Clock Gating Analysis Flow at AMD
This paper provides an overview of how AMD used PowerPro to improve clock-gating efficiency, and shares the results and advantages of doing power analysis at the RTL stage rather than waiting until post-gate synthesis.
Please disable any pop-up blockers for proper viewing of this Whitepaper.