For sensitive mixed-signal designs at small process nodes, the influence of parasitic elements is growing with the increasing interactions among devices and interconnects in close proximity. Circuits are highly sensitive to these parasitic effects, and accurate parasitic extraction is critical for first silicon success. New 3D parasitic extraction technology, applied to a flash ADC circuit design, reduces the need for extra guardbanding and ensures that it will work according to the specifications when manufactured.

Note: By clicking on the above link, this paper will be emailed to your EE Times log-in address by Mentor Graphics.