What if engineers could focus on the highest-impact problems first during early-stage verification, then move towards solving other issues?
One thing is clear…tapeouts are getting harder, and taking longer. By trading the conventionally rigid, cumbersome, and time-consuming batch LVS experience for an interactive use model that allows designers to quickly identify, analyze, debug and fix selected types of circuit verification issues, teams can collaborate on design implementation and verification more quickly and efficiently, without compromising their signoff flows.
• Categorization: Focusing on specific types of violations
• Prioritization: Addressing the most impactful errors first
• Task Distribution: Focusing on a specific set of design issues
• Partitioning: Splitting data for easier debugging and root cause analysis
• Data Reuse: Incremental execution on existing database and disk files
• Interactive approach: On-the-fly edits to verify resolution, consolidate fixes, and speed up the debugging cycle
Please disable any pop-up blockers for proper viewing of this Whitepaper.