This article is Part 3 of a three-part series that investigates the design and performance of a voltage-reference system for a successive-approximation-register (SAR) analog-to-digital converter (ADC). This article, Part 3, tackles the challenge of designing a voltage reference circuit that is appropriate for converters with 16+ bits. It also examines methods of improving noise filtering and of compensating for losses caused by the improved filters.