High-Level Synthesis in the TSMC Reference Flow 11
The result of an ongoing collaboration between TSMC and Mentor Graphics, the TSMC RF11 HLS flow steps a hardware design engineer through the complete Catapult flow from concept to gates, including C to RTL verification, while targeting TSMC technology. Deliverables—such as the TSMC 65 nm and 40 nm low-power HLS libraries and the TSMC memory compiler integration—provide the necessary foundation to start using Catapult C on the next TSMC design.
Note: By clicking on the above link, this paper will be emailed to your EE Times log-in address by Mentor Graphics.
Please disable any pop-up blockers for proper viewing of this Whitepaper.