HDL Coding and Design Practices for Improving Virtex-5 Utilization, Performance, and Power
FPGAs have been very flexible in accommodating any HDL coding or design style for digital logic; Xilinx Virtex-5 devices are no exception. Although Virtex-5 FPGAs can accommodate many different types of designs written in many different methods, certain recommended constructs and manners can achieve improved optimization in terms of area, performance, and power. Also, by using these guidelines, users of Precision Synthesis can confidently target their design to Xilinx FPGAs and expect high quality results. Precision Synthesis, release 2006a now supports the Virtex-5 family, with the LeonardoSpectrum tool suite soon to follow.
Please disable any pop-up blockers for proper viewing of this Whitepaper.