This paper discusses how increasing numbers of hard macros make physical implementation of SoC designs more challenging and how the JupiterXT Design Planning tool addresses these challenges.