Guaranteeing Silicon Performance with FPGA Timing Models
White Paper
Altera timing models provide a simple way to verify the timing of FPGA designs without the need to perform full physical electrical extractions and simulations. The three different operating corners available for 65-nm and newer FPGAs provide a thorough coverage of the time delays within the recommended operating conditions.
Download to Print
Add
to bookmarksPlease disable any pop-up blockers for proper viewing of this Whitepaper.
