This paper outlines Dillon Engineering’s guidelines for success in implementing complete radar processing algorithms on a single multi-million gate FPGA. Most of these systems involve FFT processing along with other DSP algorithms. Dillon has recently implemented several radar processing systems on single FPGAs, and attributes this success in large part is due to its ability to reuse IP as well as the reliability of the tools available in its design flow.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.