Evaluating Hardware Acceleration Strategies Using C-to-Hardware Tools
Vault
In this article, we’ll describe the role of C-to-hardware ESL tools for iterative design exploration and interactive optimization. We’ll present techniques for evaluating alternative implementations of C-language accelerators in Xilinx FPGAs and explore the relative performance of fixed- and floatingpoint FPGA algorithms.
Download to Print
Add
to bookmarksPlease disable any pop-up blockers for proper viewing of this Whitepaper.
