Eliminating Routing Congestion Issues with Logic Synthesis
This white paper explains the benefits of adopting a congestion-aware synthesis methodology. The rewards can be great—whether it means reducing iterations between front-end and back-end teams or simply saving die size or time in the schedule. Ultimately, a physically-aware and congestion-aware synthesis methodology returns control over the success of the project to the logic design team.
Please disable any pop-up blockers for proper viewing of this Whitepaper.