Efficient Redundancy Management for Die Area Reduction
Memory cuts, used with redundancy, comprise extra bits for repair. These bits may go unused once the production achieves the desired yield. If the number of the repairable memories is large, it may result in significant area wastage. This paper discusses a new proposal of lumping all the repair bits from multiple memories into a common pool of redundancy and proposes memory management architecture comprising a common pool of redundancy bits, which can be used to repair the faulty bits. The proposed memory architecture results in significant area and leakage power reduction.
Please disable any pop-up blockers for proper viewing of this Whitepaper.