Divide and Conquer: Hierarchical DFT for SoC Designs
This white paper highlights the key DFT tasks required for hierarchical DFT and how they fit into the overall flow. Hierarchical DFT refers to the practice of implementing all DFT with respect to these same core hierarchical boundaries. The test patterns for these cores are then applied individually or in groups from the SoC level. With hierarchical DFT, once a core design is complete it means its DFT complete as well, and that it includes a set of patterns that can be used to test the core regardless of how it gets integrated into a SoC.
Please disable any pop-up blockers for proper viewing of this Whitepaper.