Clock domain crossing (CDC) errors in FPGAs are elusive, and locating them often requires good detective work and smart design as well as an understanding of metastability and other physical behaviors. This white paper discusses the nature of CDC errors and presents a powerful solution that aids in their detection and removal.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.