We are faced with designing extremely high performing packages with mixed technology content such as high speed digital, analog, and RF. At the same time, the density requirements are forcing us to use 3D packaging technologies. Prototypes really are a relic of the past when it comes to packaging design. Early planning and evaluation, parasitic extraction simulation, and verification become more and more critical. This paper will look at how to design modern 3D packages with mixed technology content with emphasis on chip-package-board co-design and package substrate design.

Note: By clicking on the above link, this paper will be emailed to your EE Times log-in address by Mentor Graphics.