Designing Low Power Sequential Circuits using Clock Gating
With shrinking technologies, rapid multiplication of clock frequencies and increasing emphasis on power reduction, low-power design is taking on a vital role. Design teams can no longer afford to just worry about isolation on big power domains. With most SoCs containing multiple sequential circuits, every little bit counts, thus, making it all the more important to design efficient low power designs. This paper describes an efficient way to design low power sequential circuits with effective clock gating. These sequential circuits are prominently used to design FSMs, clock dividers, counters etc in modern day designs.
Please disable any pop-up blockers for proper viewing of this Whitepaper.