Bump and flip approaches to semiconductor packaging have gained acceptance in the industry. This paper explains how, for the designer to take full advantage of this technology, issues of bump composition, bump placement, pitch design, and wafer preparation must be carefully considered.