This document illustrates design considerations for using the Joint Test and Access Group (JTAG)/Tap interface software development, software debug, manufacturing testing, and manufacturing debug. It also explains how to merge an XOR chain with a boundary scan chain.