Design Techniques to Reduce Power Consumption
Each generation of FPGAs gets increasingly faster, denser, and larger. What can you do to ensure that power doesn’t increase in conjunction? A number of design decisions can impact the power consumption of your system, ranging from the obvious choice of device selection to the more minute details of choosing state machine values based on frequency of use.
To understand why the design techniques we’ll discuss in this article conserve power, let’s give a brief primer on power consumption.
Please disable any pop-up blockers for proper viewing of this Whitepaper.