As FPGAs are increasingly used for critical system functions, protecting designs and intellectual property implemented inside FPGAs is becoming more important. Altera Stratix III devices are the first high-density and high-performance FPGAs to use the advanced encryption standard (AES) with both non-volatile and volatile key programming to protect designs against copying, reverse engineering, and tampering. This white paper details the security protection provided by the Stratix III design security solution.

Note: By clicking on the above link, this paper will be emailed to your TechOnline log-in address by Mentor Graphics.