This paper outlines an alternate approach that uses C++ to code the initial algorithm, C++ software libraries of analysis functions for performance testing, an ESL synthesis tool to synthesize the C++ to HDL and a SystemC framework to verify the correct behavior of each synthesis transformation of the algorithm against the original C++. The result is a comprehensive DSP development environment with analysis and verification at any point from algorithm to FPGA/ASIC gate-level simulation.