In this paper, we concentrate on one particular aspect of verification, that of hardware/software co-verification. While tools in this area are widely adopted at a fairly low level of design abstraction, they have not lived up to early expectations. This paper will discuss reasons for this and ways to extend their usefulness.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.