Challenges for Patterning Process Models Applied to Large Scale
Full-chip patterning simulation has been a key enabler for multiple technology generations, from 130 nm to the emerging 14 nm node. This span has featured two wavelength changes, a progression of optical NA increases (and a subsequent decrease), and a variety of patterning processes and chemistries. Full-chip patterning simulations utilize quasi-rigorous optical models and semi-empirical resist and etch process models. This paper will review the steady improvement in the predictive power and runtime performance of the patterning models used in full chip simulation tools, as well as the factors that ultimately limit the predictability of such models. In addition, this paper will outline the new process simulation challenges that emerge as the industry approaches sub-0.25 k1 patterning.
Note: By clicking on the above link, this paper will be emailed to your EE Times log-in address by Mentor Graphics.
Please disable any pop-up blockers for proper viewing of this Whitepaper.