Half-bridge DC-DC converter topology suffers from the input capacitor divider imbalance during an overload event. This results in over design of components, adding to design cost. The average current limit is proposed to balance the input capacitor divider during an overload event while retaining all of the other features of traditional half-bridge controllers.