The IEEE Standard 1076.1 (VHDL-AMS) provides hardware modeling capabilities that are well suited for Controller Area Network (CAN) signal integrity analysis. This includes modeling the analog, digital and mixed-signal aspects of the transceivers, as well as the behavior of twisted-pair transmission lines, connectors and other components of the CAN Physical Layer. This paper presents various modeling approaches applicable to the key hardware components of a CAN bus.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.