Automated Synthesis of High-Level VHDL-AMS Analog Descriptions

This paper describes a technique of translating high-level behavioral models of analog dynamic systems defined in VHDL-AMS into circuit-level structures that can be represented as SPICE netlists. It discusses the methodology of functional translation of VHDL-AMS simultaneous statements into hardware and provides practical examples.