Audio Bitstream Coprocessor Architecture Illustration Using MP3 Decoder
In this paper, an audio coprocessor architecture is discussed for low power applications like portable audio
players and music playback features in cellular phones. The architectural details are split into hardware
and software domains. The audio coprocessor hardware consists of a bitstream processor to handle
parsing, buffering and control, and an arithmetic unit to handle math intensive operations. Additionally, the
hardware contains peripherals, memory modules and interfaces like ports, DMA, RAM/ROM and a Inter-IC
sound interface. The use of hardware features and capabilities is illustrated with an MPEG1 Layer 3
decoder as an example.
Please disable any pop-up blockers for proper viewing of this Whitepaper.