ASIC Prototyping with FPGAs
Use of FPGAs to prototype ASICs is growing, as part of an ASIC verification methodology. With development costs for ASICs approaching 20 million dollars, avoiding a re-spin by prototyping with FPGAs is an attractive alternative. This paper explorers the key issues designers should consider when developing an ASIC prototyping methodology.
Please disable any pop-up blockers for proper viewing of this Whitepaper.