Architecture optimization is a relatively inexpensive method for silicon device cost and power reduction. In many cases a combination of different methods of architecture optimization, such as data flow optimization, algorithm characteristics optimization or/and algebraic optimization can yield 2x to 8x cost and power consumption reduction. Semiconductor companies and their customers will be well advised to take advantage of these inexpensive techniques.