There are several considerations to keep in mind when doing an ASIC prototype. These include working with multiple silicon and software vendors, ensuring good tool integration, and rewriting some code because of architectural incompatibilities. This paper presents an efficient methodology based on a single integrated design flow for doing ASIC prototyping with an FPGA and for implementing a subsequent structured ASIC for production use.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.