Till recently, FPGA and CPLD design tools could automatically optimize designs for performance and area utilization, but would still leave power management largely up to the designer. In 2005, push-button PowerPlay power optimization technology will be included in Quartus II software releases, which promises to help optimize power consumption in addition to speed and area constraints in FPGA, CPLD, and structured ASIC designs.

Note: By clicking on the above link, this paper will be emailed to your TechOnLine log-in address by Mentor Graphics.