Accelerating Bilateral Filtering in Xilinx FPGAs
Bilateral filtering is used in many video applications to smooth images while preserving edge detail. In this article, we’ll describe how one portion of an advanced closed-circuit television (CCTV) system ” the bilateral filter ” has progressed from an initial software model to being implemented in actual hardware using C-to-FPGA tools. Starting with a verified C-language model, we developed a hardware implementation through the use of C-to-hardware tools and iterative design methods. To allow for quick prototyping and algorithm experimentation, we used common and familiar C-language tools for debugging and software/hardware design analysis.
Please disable any pop-up blockers for proper viewing of this Whitepaper.