This paper presents a technique for designing and simulating image processing chips. The paper describes how to Interface KHOROS, an image processing package with VHDL simulators, and simulate the image processing chips described in RTL VHDL.