This paper presents a new phase-locked loop (PLL)-based frequency synthesis technique that significantly enhances the performance of the synthesizer. With this new technique, the phases of the reference and the output frequency of the synthesizer are sampled at very high rates, resulting in increased convergence speed, high resolution, and low phase noise. The development of the technique and its analog implementation are discussed.