3D-IC Testing with the Mentor Graphics Tessent Platform
Three-dimensional stacked integrated circuits (3D-ICs) are composed of multiple stacked die, and are viewed as critical in helping the semiconductor industry keep pace with Moore’s Law. Current integration and interconnect methods include wirebond and flip-chip and have been in production for some time. The migration to 3D-ICs connected by TSVs presents three new test challenges to the industry. This white paper will address these challenges.
Please disable any pop-up blockers for proper viewing of this Whitepaper.