3.125 Gbps with your Hair on FireSimulation-Based Signal-Integrity Analysis of Digital Interconnects at Multi-Gigabit Speeds
As clock frequencies and data rates soar, system designers are being forced to account for the effects of degraded high-frequency signals, causing otherwise healthy signals to be potentially unrecognizable at receiver ICs. This technical paper will focus on simulation-based signal-integrity analysis of multi-gigabit interconnects using Mentor Graphics’ HyperLynx GHz product. Techniques will be presented for using both HSPICE and IBIS buffer models in concurrent simulations; along with eye-diagram and jitter analysis using multi-bit stimuli, while accounting for line loss, inter-symbol interference, and advanced via modeling.
Please disable any pop-up blockers for proper viewing of this Whitepaper.